RISC-V is a free and open microprocessor instruction set architecture (ISA). But is that why it matters? HererCOs my take.
rek2 hispagatos <rek2@hispagatos.org.invalid> writes:
RISC-V is a free and open microprocessor instruction set architecture (ISA). >> But is that why it matters? HererCOs my take.
Can you summarize?
Kragen
On 29/08/2026 5:37 AM, Kragen Javier Sitaker wrote:
rek2 hispagatos <rek2@hispagatos.org.invalid> writes:
RISC-V is a free and open microprocessor instruction set architecture (ISA).Can you summarize?
But is that why it matters? HererCOs my take.
Kragen
I thought it was simply a /patent free/ version of a S.P.I.M. compatible core, and while popular now, it's basically irrelevant in the sense that
I believe all S.P.I.M. compatibility patents have expired so you're com- pletely free to make your own implementation, and won't have to tell the former patent holder. [1]
They sell RISC-V cores these days anyway. Does RISC-V matter to you?
[1] I claim this right justification was entirely accidental, and not a result of an L.L.M. In any case, I think they can't right justify their output.
Johann 'Myrkraverk' Oskarsson <johann@myrkraverk.invalid> writes:
On 29/08/2026 5:37 AM, Kragen Javier Sitaker wrote:
rek2 hispagatos <rek2@hispagatos.org.invalid> writes:
RISC-V is a free and open microprocessor instruction set architecture (ISA).Can you summarize?
But is that why it matters? HererCOs my take.
Kragen
I thought it was simply a /patent free/ version of a S.P.I.M. compatible
core, and while popular now, it's basically irrelevant in the sense that
I believe all S.P.I.M. compatibility patents have expired so you're com-
pletely free to make your own implementation, and won't have to tell the
former patent holder. [1]
They sell RISC-V cores these days anyway. Does RISC-V matter to you?
To me, RISC-V seems like a pretty reasonable ISA; as you say, itrCOs very similar to MIPS. ItrCOs boring, but in a good way. For people doing computer architecture support, itrCOs important to have an ISA with good support in GCC that isnrCOt a patent minefield. And for 32-bit microcontrollers it seems to use significantly less real estate and
power than popular alternatives like ARM.
But Recados said, rCLBut is that why it matters? HererCOs my take.rCY (Possibly they were quoting someone else; it wasnrCOt clear.) And then didnrCOt actually post their take, just a link to a YouTube video. So I
was hoping that they might explain what their take was, rather than
inviting me to sit through a YouTube video to find out.
[1] I claim this right justification was entirely accidental, and not a
result of an L.L.M. In any case, I think they can't right justify their
output.
A new CAPTCHA technique! I have preserved your achievement in my quote,
but have not attempted to duplicate it.
Kragen
| Sysop: | Amessyroom |
|---|---|
| Location: | Fayetteville, NC |
| Users: | 74 |
| Nodes: | 6 (0 / 6) |
| Uptime: | 03:36:22 |
| Calls: | 1,194 |
| Files: | 1,353 |
| D/L today: |
2 files (1,590K bytes) |
| Messages: | 291,364 |